Designing With VHDL

Please click on the PDF below for a full course summary  

This comprehensive course is a thorough introduction to the VHDL language. The emphasis is on writing solid synthesizable code and enough simulation code to write a viable testbench. Structural, Register Transfer Level (RTL), and behavioral coding styles are covered. This class addresses targeting Xilinx devices specifically and FPGA devices in general. The information gained can be applied to any digital design by using a top-down synthesis design approach. This course combines insightful lectures with practical lab exercises to reinforce key concepts. You will also learn best coding practices that will increase your overall VHDL proficiency and prepare you for the Advanced VHDL course.

In this three-day course, you will gain valuable hands-on experience. Incoming students with little or no VHDL knowledge will finish this course empowered with the ability to write efficient hardware designs and perform high-level HDL simulations.

Please confirm course schedule dates before purchase as courses will not run until minimum numbers are achieved. Courses can be scheduled as required at short notice, often for very small numbers so please call to have a course set up for you.

This course is part of the Xilinx FPGA Academy I training course. You may attend the course separately.